

Rec'd PCT/PTO 11 MAR 2005

527,380

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



**(43) International Publication Date
25 March 2004 (25.03.2004)**

PCT

(10) International Publication Number
WO 2004/025314 A1

(51) International Patent Classification⁷: G01R 31/30, 31/3173

(21) International Application Number: PCT/IB2003/003513

(22) International Filing Date: 6 August 2003 (06.08.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02078798.2 16 September 2002 (16.09.2002) EP

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): VAN HEES, Johannes, L., H., [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: DULIJVESTIJN, Adrianus, J.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,

Declaration under Rule 4.17:

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,

[Continued on next page]

(54) Title: APARAT UND VERFAHREN ZUR IDDQ-MESSUNG



WO 2004/025314 A1

(57) Abstract: An IDDQ test is applied to an electronic circuit (16). A power supply unit supplies power supply current to the electronic circuit. The output impedance of the power supply unit is adjusted to a value selected for the electronic circuit, the value having been selected so that a resonance circuit (14) that comprises a connection between the power supply unit and the electronic circuit is substantially critically damped. The current sense element (18) that is used to measure IDDQ current is coupled between an external power supply and a supply input of the power supply unit, so that the current sense element does not affect the output impedance.



MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH,
PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN,
TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO
patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG,
ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU,
TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT,
RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International

Application No

PCT/

03/03513

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G01R31/30 G01R31/3173

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 773 990 A (WILSTRUP JAN B ET AL) 30 June 1998 (1998-06-30) cited in the application figures 5,7A column 4, line 62 -column 7, line 23 ---	1-5,9
X	US 5 917 331 A (PERSONS THOMAS WALKLEY) 29 June 1999 (1999-06-29) figures 5,6B column 4, line 61 -column 6, line 19 ---	1,2,4
A	US 6 087 843 A (FERLAND MICHAEL R ET AL) 11 July 2000 (2000-07-11) figure 2 ---	1,4

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

21 November 2003

02/12/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel: (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Ernst, M

INTERNATIONAL SEARCH REPORT

Information on patent family members

International

Application No

PCT/EP 03/03513

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5773990	A 30-06-1998	NONE	
US 5917331	A 29-06-1999	NONE	
US 6087843	A 11-07-2000	NONE	

IDDQ test technique

13.09.2002

DT09 Rec'd PCT/PTO 1 1 MAR 2005

3/99P

1

The invention relates to a set-up for performing an IDDQ test of an electronic circuit under test, to a measuring apparatus for such a set-up and to a method of performing an IDDQ test.

5

IDDQ (quiescent (Q) drain (DD) current (I)) testing is a technique to check electronic circuits, in particular CMOS integrated circuits for errors. Such an electronic circuit may draw a considerable amount of supply current when it switches from one state or another, but once the electronic circuit has stabilized after state switching the current drops to 10 a quiescent level that is much smaller than the current during switching. An IDDQ test involves the measurement of this quiescent level of the supply current, which provides an indication of the presence of errors or weaknesses in the electronic circuit. Any supply current may be used for this purpose: although the abbreviation IDDQ might create the suggestion that in this test the current from the positive terminal (VDD) of the power supply 15 is determined, the term IDDQ will be understood to cover any measurement of a supply current, including current from the negative terminal (VSS). When the measured quiescent level exceeds a predetermined level, the electronic circuit is rejected as faulty.

The large ratio between the current during switching and the quiescent current poses problems for the IDDQ test. Generally the test circuit contains a resistance through 20 which the supply current flows and over which a voltage is measured to determine the quiescent current level. Due to the small value of the quiescent current a relatively large resistance is needed for a reliable measurement. Such a large resistance, however, leads to high voltages during switching, which may disturb operation of the test circuit.

US patent No. 5,773,990 describes various techniques that address this 25 problem. First of all it describes a prior art technique of including a number of resistors in parallel between the output of a regulated power supply and the electronic circuit under test. Selected ones of the resistors carry the current from the power supply output to the electronic circuit under test, as determined by means of respective switches in series with the resistors. A resistor with a low resistance value is used during state switches of the electronic circuit

under test and resistor with a larger resistance value is used during quiescent current measurement. The voltage over this resistor is measured to determine the current. This technique suffers from glitches when switching from one resistor to the other.

As an alternative technique US patent No. 5,773,990 describes the use of a regulated current source (high impedance) output of the power supply, with a parallel arrangement of a diode and a resistor connected between the output and the electronic circuit under test. The current from the current source is regulated to maintain a constant voltage at the connection to the electronic circuit under test. The diode clamps high voltage peaks over the resistor during state switching of the electronic circuit under test. The voltage over the resistor is measured to determine the IDDQ current. This test circuit avoids the problems of high voltage drops over the measurement resistor without causing glitches.

None of these techniques take account of the fact that the supply connection to the electronic circuit under test often behaves as an LC resonance circuit. The wiring from the power supply to the electronic circuit under test behaves as an inductance (L). Next to the electronic circuit under test a decoupling capacitance is often included and in any case the electronic circuit under test itself behaves as a capacitance (C) during state switching; because capacitive loads at the output of driver stages have to be charged and discharged.

The resonance behavior of this LC resonance circuit delays the time at which the IDDQ current can be measured. In order to minimize this delay it is desirable that the output impedance of the power supply should be selected so that this LC resonance circuit is critically damped. This is not the case when a regulated power supply is used with effectively nearly zero output impedance. Nor is the resistance value that should be used to obtain critical damping consistent with the relatively large resistance value needed for reliable measurement of the small IDDQ current.

25

Among others, it is an object of the invention to provide for a method of performing an IDDQ test of an electronic circuit that allows a minimization of the delay before the IDDQ current can be measured.

30 Among others, it is an object of the invention to provide for a method of performing an IDDQ test of an electronic circuit in which the output impedance of the test circuit can be chosen to achieve optimal speed, without affecting the sensitivity of current measurement.

Among others, it is another object of the invention to provide for an IDDQ test system in which any voltage drop used for measuring the quiescent supply current does not affect regulation of the power supply voltage or the output impedance of the power supply circuit.

5 Among others, it is a further object of the invention to provide for a sensitive measurement of quiescent current.

The method according to the invention is set forth in Claim 1. According to the invention the output impedance of the power supply unit is programmed to a value that is selected for the electronic circuit under test so as to substantially minimize the delay time due 10 to resonance of the connection between the circuit under test and the power supply unit. The programmed output impedance may be set to the required impedance value once for testing a series of test of different electronic circuits of the same type or once per electronic circuit, or even a plurality of times for the same electronic circuit, each time when the electronic circuit is set to a respective state to perform a different IDDQ test.

15 The system according to the invention is set forth in Claim 4. According to the invention the current sensing element is included in a power supply line between an external power supply source and the power supply regulating circuit that supplies power to the electronic circuit under test. Thus, any voltage drop over the current sensing element is kept outside the regulating loop of the regulating circuit. In contrast to the known IDDQ test 20 circuits the sensing element is not in the connection between the power supply and the electronic circuit under test. Thus it affects neither the regulation nor the output impedance of the power supply circuit. The output impedance of the power supply circuit can be set independently of the sensing element, so as to provide minimize the delay of the LC resonance circuit between the power supply and the electronic circuit under test.

25 In an embodiment a current source is included in parallel with the current sense element and the current through current source is adjusted to a value so that substantially no current flows through the current sense element when the electronic circuit under test draws no current. Thus, a sensitive measurement can be performed with the current sense element.

30 In a further embodiment the supply reference terminals of the electronic circuit under test and the power supply unit float with respect to one another. The current sense element draws and senses current from the reference terminal of the electronic circuit. Thus current from the supply reference of the electronic circuit flows to or from the power supply unit through the current sense element and the electronic circuit under test. The current

through the current source is regulated so that substantially no other current needs to from the power supply unit to the reference of the electronic circuit under test to keep the references assume a predetermined voltage offset with respect to one another. Thus it is ensured that the current to the electronic circuit and the current through the current sense element are
5 substantially equal.

In another embodiment the current through the current source is adjusted in a calibration phase when the electronic circuit under test is decoupled from the power supply.

In another embodiment the power supply unit contains a transistor coupled to the output of the power supply unit in emitter follower configuration (or source follower 10 configuration in case of a FET). With a current source the quiescent current through the transistor is set to a programmable value. This allows adjustment of the output impedance of the power supply unit, for example to the value needed for critical damping of the resonant connection to the electronic circuit under test. The voltage at the control electrode of the transistor is regulated so that on average the power supply unit supplies a predetermined
15 output voltage.

These and other advantageous aspects of the system, method and circuit according to the invention will be described in more detail using the following figures.

20

Figure 1 shows an IDDQ test system;

Figure 2 shows a power supply configuration; and

Figure 3 shows an IDDQ test system.

25

Figure 1 shows an IDDQ test system, comprising a common reference terminal 100, external power supply voltage sources 10a, 10b, a power supply regulating circuit 12, a power supply connection 14, an electronic circuit under test 16, a current sense element 18 and a control circuit 104. The voltages at the terminals of power supply voltage sources 10a,b float with respect to common reference terminal 100. Power supply voltage sources 10a,b are coupled in series. The terminals of this series arrangement serve as a positive supply terminal 11a and a negative supply terminal 11b of regulating circuit 12 respectively. An output of regulating circuit 12 is coupled to electronic circuit under test 16

via power supply connection 14. Electronic circuit under test 16 is coupled between power supply connection 14 and common reference terminal 100. Power supply connection 14 is shown to contain an inductor 140 in series between the output of regulating circuit 12 and electronic circuit under test 16 and a capacitor 142 in parallel with electronic circuit under 5 test 16. Inductor 140 and capacitor 142 are shown symbolically to make the electric effect of connection 14 clear. Inductor 140 symbolizes the wiring inductance of connection 14 and capacitor 142 at least partly represents the capacitive behavior of electronic circuit under test 16 as well as any decoupling capacitance.

In operation, regulating circuit 12 on average supplies constant voltage to 10 electronic circuit under test 16. In order to test electronic circuit under test 16, current sense element 18 determines whether the current drawn by electronic circuit under test 16, when that electronic circuit under test 16 is in a stable state, is below a predetermined threshold value. If not, an error signal is generated and the electronic circuit under test 16 is rejected as faulty. Generally, a plurality of such tests is performed under control of control circuit 104 15 (through input connections to electronic circuit under test 16 which have been omitted from figure 1 for the sake of clarity), each time with electronic circuit under test 16 in a different logic state. Different logic states in the sense used here are realized by applying different input signals to the electronic circuit under test 16 and/or by switching memory elements in electronic circuit under test 16 to different states.

When electronic circuit under test 16 switches from one state to another, it 20 temporarily draws more supply current from regulating circuit 12. The time dependence of this current in response to a change of state corresponds to the time dependence involved in charging capacitor 142. Eventually the current settles to the level of quiescent current drawn by electronic circuit under test 16, but before the current settles a time dependent variation 25 occurs. The IDDQ measurement has to be deferred substantially until the circuit has settled, i.e. until this time dependence is over.

Due to the combination of inductor 140 and capacitor 142 this time dependent variation may have an oscillatory nature when the output impedance of regulating circuit 12 is very low and on the other hand it may have a long RC charging time when the output 30 impedance is very high. Preferably the settling time is minimized by setting the output impedance of regulating circuit 12 to a value R that substantially causes critical damping of the LC circuit in connection 14, i.e. by setting

$$R = 2 \sqrt{L/C}$$

An optimum is reached when R has exactly this value, but of course near optimal performance occurs also for a range of values of R near the optimal value.

Generally speaking the values of L and C, and therefore the optimal value R
5 depend on the properties of electronic circuit under test 16 and the connecting wiring that is used to supply power to the electronic circuit under test 16. When a series of copies of the same type of electronic circuit under test 16 is tested, therefore, control circuit 104 preferably adjusts the output impedance of regulating circuit 12 at least once for the series to substantially the optimal value R, which may be determined experimentally.

10 Under some circumstances, the optimum value may even depend on the state to which electronic circuit under test 16 is switched or on the state between which electronic circuit under test 16 is switched. In this case, control circuit 104 may even reprogram the impedance of regulating circuit 12 upon switching to a new state, at least for some of the switches between states.

15 Regulating circuit 12 contains a series arrangement of a first current source 128, the main current channel of a transistor 122 and a second current source 127 between the positive and negative supply terminals 11a,b. A node 125 between the main current channel of transistor 122 and second current source 127 forms the output of regulating circuit 12. Control circuit 104 is coupled to a control input of second current source 127. Regulating circuit 12 furthermore contains a differential amplifier 120, a capacitance 126 and a resistance 124. Differential amplifier 120 receives its power supply from power supply terminals 11a,b. A reference voltage source 102 is coupled between common reference terminal 100 and a positive gain input of differential amplifier 120. An output of differential amplifier 120 is coupled to a control electrode of transistor 122. Output 125 of regulating circuit 12 is coupled back to a negative gain input of differential amplifier 120 via resistor 124. The negative gain input of differential amplifier 120 is coupled to the output of differential amplifier 120 via capacitor 126. Regulating circuit 12 furthermore contains a current control amplifier 129 which is coupled to a node 11c between the power supply sources 10a,b to sense a net difference between the currents flowing through the power supply sources 10a,b. Current control amplifier 129 has an output coupled to a control input of first current source 128. Current sense element 18 contains a measurement voltage source 180 and a current measurement element 182 in series between common reference terminal 100 and a node between first current source 128 and the main current channel of transistor 122.

In operation differential amplifier 120 regulates the voltage at the control electrode of transistor 122 so that the time averaged voltage difference between output 125 and common reference terminal 100 substantially equals the reference voltage Vref of reference voltage source 102. This holds only for the lower frequency variations of the 5 voltage at output 125. At higher frequencies (for example higher than 200Hz) the combination of resistor 124 and capacitance 126 decouples the feedback path from output 125 to the negative gain input of differential amplifier 120.

The net difference between the currents through power supplies 10a,b is equal to the net current that is supplied to or drawn from regulating circuit 12 by current sense 10 element 18 and connection 14. Current control amplifier 129 regulates the current from first current source 128 so that the net difference between the currents drawn from power supplies 10a,b becomes zero when the voltage at node 11c assumes the same voltage as common reference terminal 100. As a result, the measurement current supplied by current sense element 18 must equal the current supplied to electronic circuit under test 16 via connection 15 14. This current is measured by current measurement element 182. Current measurement element 182 contains for example a resistor (not shown) through which the measurement current flows and a comparator circuit (not shown) to compare the voltage across this resistor with a threshold value, the electronic circuit under test 16 being rejected when the measurement current exceeds a predetermined value under quiescent conditions.

20 Control circuit 104 sets the quiescent current through the main current channel of transistor 122 so that the impedance presented by transistor 122 to output 125 substantially equals the impedance that causes the fastest possible response by the LC resonance circuit formed by inductance 140 and capacitance 142. Preferably the impedance is set to cause critical damping the LC resonance circuit. The precise value of the impedance that is needed 25 for this purpose depends the electronic circuit under test 16 and the way it is connected to the output 125, in particular on the wiring and any decoupling capacitance.

Control circuit 104 uses second current source 127 to control the impedance presented by transistor 122. Second current source 127 substantially determines the current through the main current channel of transistor 122 in the quiescent state. For a bipolar 30 transistor 122 this impedance Z is inversely proportional to the current I supplied by second current source 127: $Z=V_o/I$ Ohms, with $V_o=0.025$ Volts at room temperature. When a MOS transistor is used for transistor 122 this impedance also depends on the current although it is generally not a linear function of the current I.

As a result, the circuit of figure 1 allows control circuit 104 to set the impedance at output 125 by means of the current through second current source 127 without affecting the measurement current through current sense element 18 with which an excess quiescent current is detected. The impedance of current sense element 18 does not affect the 5 time-critical adjustment of the impedance at output 125. Nor does any voltage drop over current sense element 18 affect the operation of the regulating loop in regulating circuit 12.

Floating supply voltage sources 10a,b may be implemented using batteries, or using separate transformer –rectifier circuits or any other type of floating voltage source.

Figure 2 shows an implementation of floating supply voltage sources 10a,b 10 and current control amplifier 129. In this implementation batteries or separate transformers are not needed. The implementation contains primary voltage sources 20,a,b, power supply switches 22a,b, power supply capacitors 24a,b, a short circuit switch 26 and an integrating amplifier 28. In addition, figure 2 shows the positive and negative terminal 11a,b and first current source 128. The primary voltage sources 20a,b have one terminal in common, which 15 is coupled to common reference 100. The other terminals of primary voltage sources 20a,b are coupled to the positive and negative terminal 11a,b via respective ones of the power supply switches 22a,b respectively. The positive and negative terminal 11a,b are coupled to common terminal 11c via respective ones of the power supply capacitors 24a,b. Common terminal 11c is coupled to an input of integrating amplifier 28, whose output is coupled to the 20 control input of first current source 128. Short circuit switch 26 is included between common node 11c and common reference 100.

In operation, power supply switches 22a,b are periodically switched on and off under control of a clock circuit (not shown). The clock circuit defines a number of 25 periodically repeated phases of a clock cycle. In a first phase power supply capacitors 24a,b are recharged by making power supply switches 22a,b conductive and current control amplifier 28 is deactivated by making short circuit switch 26 conductive. In a second phase, power supply switches 22a,b and short circuit switch 26 are non-conductive. In this second phase, power supply capacitors 24a,b serve as power supply sources 10a,b and integrating amplifier 28 integrates the net current from common node 11c and from the integrated net 30 current integrating amplifier generates a control signal for first current source 128. During switching between the first and second phase and back a third and fourth phase occurs in which short circuit switch 26 is conductive and power supply switches 22a,b are non-conductive. The third and fourth phase ensure that control of the current from first current source 128 is not affected by glitches during switching between the first and second phase.

Figure 3 shows a second embodiment of the test system. In comparison with the system of figure 1 floating voltage sources 10a,b have been omitted. In the embodiment of figure 3 all components may operate using the same external power supply source. Furthermore, current control amplifier 129 has been omitted. An integrator 30 and a first, 5 second and third switch 31, 32, 33 have been added. A control circuit 35 controls the switches 31, 32, 33. First switch 31 couples the electronic circuit under test either to output 125 or to reference voltage source 102. A series arrangement of second switch 32 and integrating circuit 30 couple an output of current measurement element 182 to the control input of first current source 128. Third switch 33 is coupled in series with resistor 124.

10 In operation the circuit operates in different phases. During a calibrating phase, first switch 31 couples electronic circuit under test 16 to reference voltage source 102. Second switch 32 is conductive, which causes integrator 30 to control the current through first current source 128 so that no current flows through current sense element 18. Third switch 33 is conductive so that output 125 is at the voltage level of reference voltage source 15 102.

20 In a measuring phase first switch 31 couples the electronic circuit under test 16 to the output 125. The second and third switch 32, 33 are made non-conductive. In this measuring phase a current equal to the current to electronic circuit under test 16 flows through current sense element 18. Current sense element 18 senses the current when the IDDQ current has to be measured, so as to test the circuit.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The 25 word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be implemented by means of hardware comprising several distinct elements. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that a 30 certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

1. A method of performing an IDDQ test of an electronic circuit, the method comprising

- using a power supply unit to supply power supply current to the electronic circuit;
- adjusting an output impedance of the power supply unit to a value selected for the electronic circuit, the value having been selected so that a resonance circuit that comprises a connection between the power supply unit and the electronic circuit is substantially critically damped;

5 - measuring IDDQ current with a current sensing element that senses a value of the current supplied to the electronic circuit between an external power supply source and the power supply regulating circuit that supplies power to the electronic circuit under test, outside a part 10 of the power supply unit that affects the output impedance.

2. A method according to Claim 1, wherein said power supply unit contains a regulating loop, for regulating a supply voltage applied to the electronic circuit at least during measurement of the IDDQ current, said measuring being performed on an incoming supply 15 current that the power supply unit draws to provide the regulated voltage to the electronic circuit.

3. A method according to Claim 1, wherein a further incoming supply current is supplied to the power supply unit in parallel with said incoming supply current, the method 20 comprising regulating the further incoming supply current to a level equal to a consumed current that is consumed by the power supply unit.

4. An IDDQ test system, comprising

- an electronic circuit under test;
- a power supply unit, with a power supply output coupled to the electronic circuit under test, the power supply unit comprising a regulating loop for regulating a power supply voltage applied to the electronic circuit under test, the power supply unit having a current input for receiving an incoming supply current that the supply unit draws to supply the power supply voltage;

- a current sense element arranged to measure at least part of the incoming supply current and to generate an IDDQ error signal dependent on a level of said part of the incoming supply current.

- 5 5. An IDDQ test system according to Claim 4, comprising
- a first current source coupled to the current input of the power supply unit in parallel with
the current sense element; and
- an adjustment circuit arranged to adjust a further part of the incoming supply current that is supplied by the first current source to a level of consumed current that is consumed by the
10 power supply unit.

6. An IDDQ test system according to Claim 4, wherein the power supply unit
comprises
- a transistor with a control input and having a main current channel coupled between the
15 current input and an output that is coupled to the electronic circuit under test;
- a programmable current source coupled to the output so as to substantially set a quiescent
through the main current channel of the transistor to a programmable value;
- a feedback circuit coupled between the output and the control input of the transistor, so as to
regulate a voltage at the output with the transistor in source follower or emitter follower
20 operation.

7. An IDDQ test system according to Claim 4, wherein the power supply unit
comprises
- a common reference connection, the electronic circuit under test conducting quiescent
25 power supply current from the output of the power supply unit to the common reference
connection, the current sense element being coupled between the current input and the
common reference connection;
- a series arrangement of a first and second power supply that float with respect to the
common reference connection at least for part of the time, the power supply unit being fed
30 from terminals of said series arrangement;
- a further current source coupled to the current input of the power supply unit in parallel
with the current sense element, the first current source drawing current from one of the
terminals of the series arrangement;

- a current control circuit, comprising a current path from a node between the first and second power supplies and the common reference connection, the current control circuit having an output coupled to a control input of the further current source, the current control circuit being arranged to regulate the current through the further current source so that substantially no current flows through the current path.

5 8. An IDDQ test system according to Claim 4, wherein the power supply unit comprises

- a further current source coupled to the current input of the power supply unit in parallel with the current sense element, the first current source drawing current from one of the terminals of the series arrangement;
- a current control circuit, the current control circuit having an output coupled to a control input of the further current source, the current control circuit being arranged to regulate the current through the further current source so that substantially no current flows through the current sense element during a calibration phase when the electronic circuit under test is decoupled from the output of the power supply unit.

10 9. An IDDQ test apparatus, comprising

- a power supply output for connecting an electronic circuit under test;
- a power supply unit, with a power supply output coupled to the power supply output, the power supply unit comprising a regulating loop for regulating a power supply voltage applied to the electronic circuit under test, the power supply unit having a current input for receiving an incoming supply current that the supply unit draws to supply the power supply voltage;
- a current sense element arranged to measure at least part of the incoming supply current and to generate an IDDQ error signal dependent on a level of said part of the incoming supply current.

ABSTRACT:

An IDDQ test is applied to an electronic circuit. A power supply unit supplies power supply current to the electronic circuit. The output impedance of the power supply unit is adjusted to a value selected for the electronic circuit, the value having been selected so that a resonance circuit that comprises a connection between the power supply unit and the 5 electronic circuit is substantially critically damped. The current sense element that is used to measure IDDQ current is coupled between an external power supply and a supply input of the power supply unit, so that the current sense element does not affect the output impedance.

Fig. 1

CLAIMS (WITH REFERENCE NUMBERS):

1. A method of performing an IDDQ test of an electronic circuit (16), the method comprising
 - using a power supply unit (10a,b, 12) to supply power supply current to the electronic circuit (16);
 - 5 - adjusting an output impedance of the power supply unit (10a,b, 12) to a value selected for the electronic circuit (16), the value having been selected so that a resonance circuit (14) that comprises a connection between the power supply unit (10a,b, 12) and the electronic circuit is substantially critically damped;
 - measuring IDDQ current with a current sensing element (18) that senses a value of the 10 current supplied to the electronic circuit (16) between an external power supply source and the power supply regulating circuit that supplies power to the electronic circuit under test, outside a part (122) of the power supply unit (10a,b, 12) that affects the output impedance.
2. A method according to Claim 1, wherein said power supply unit (10a,b, 12) 15 contains a regulating loop(120, 124, 126), for regulating a supply voltage applied to the electronic circuit (16) at least during measurement of the IDDQ current, said measuring being performed on an incoming supply current that the power supply unit (10a,b, 12) draws to provide the regulated voltage to the electronic circuit (16).
- 20 3. A method according to Claim 1, wherein a further incoming supply current is supplied to the power supply unit in parallel with said incoming supply current, the method comprising regulating the further incoming supply current to a level equal to a consumed current that is consumed by the power supply unit (10a,b, 12).
- 25 4. An IDDQ test system, comprising
 - an electronic circuit under test (16);
 - a power supply unit (10a,b, 12), with a power supply output coupled to the electronic circuit under test (16), the power supply unit (10a,b, 12) comprising a regulating loop (120) for regulating a power supply voltage applied to the electronic circuit under test (16), the power

supply unit (10a,b, 12) having a current input for receiving an incoming supply current that the supply unit (10a,b, 12) draws to supply the power supply voltage;

- a current sense element (18) arranged to measure at least part of the incoming supply current and to generate an IDDQ error signal dependent on a level of said part of the incoming supply current.

5. An IDDQ test system according to Claim 4, comprising

- a first current source (128) coupled to the current input of the power supply unit (10a,b, 12) in parallel with the current sense element (18); and
- 10 - an adjustment circuit arranged to adjust a further part of the incoming supply current that is supplied by the first current source (128) to a level of consumed current that is consumed by the power supply unit.

6. An IDDQ test system according to Claim 4, wherein the power supply unit (10a,b, 12) comprises

- a transistor (122) with a control input and having a main current channel coupled between the current input and an output that is coupled to the electronic circuit under test (16);
- a programmable current source coupled to the output so as to substantially set a quiescent through the main current channel of the transistor to a programmable value;
- 20 - a feedback circuit (120, 124, 126) coupled between the output and the control input of the transistor (122), so as to regulate a voltage at the output with the transistor (122) in source follower or emitter follower operation.

7. An IDDQ test system according to Claim 4, wherein the power supply unit (10a,b, 12) comprises

- a common reference connection (100), the electronic circuit under test (16) conducting quiescent power supply current from the output of the power supply unit to the common reference connection (100), the current sense element (18) being coupled between the current input and the common reference connection (100);
- 30 - a series arrangement of a first and second power supply (10a,b) that float with respect to the common reference connection (100) at least for part of the time, the power supply unit (10a,b, 12) being fed from terminals of said series arrangement;

- a further current source (128) coupled to the current input of the power supply unit (10a,b, 12) in parallel with the current sense element (18), the first current source drawing current from one of the terminals of the series arrangement;
- a current control circuit (129), comprising a current path from a node (11c) between the first and second power supplies (10a,b) and the common reference connection (100), the current control circuit (129) having an output coupled to a control input of the further current source (128), the current control circuit (129) being arranged to regulate the current through the further current source (128) so that substantially no current flows through the current path.

10 8. An IDDQ test system according to Claim 4, wherein the power supply unit comprises

- a further current source (128) coupled to the current input of the power supply unit in parallel with the current sense element, the first current source drawing current from one of the terminals of the series arrangement;
- a current control circuit (129), the current control circuit having an output coupled to a control input of the further current source, the current control circuit being arranged to regulate the current through the further current source so that substantially no current flows through current sense element during a calibration phase when the electronic circuit under test is decoupled from the output of the power supply unit.

20

9. An IDDQ test apparatus, comprising

- a power supply (125) output for connecting an electronic circuit under test;
- a power supply unit (10a,b, 12), with a power supply output coupled to the power supply output (125), the power supply unit (10a,b, 12) comprising a regulating loop (120) for regulating a power supply voltage applied to the electronic circuit under test (16), the power supply unit having a current input for receiving an incoming supply current that the supply unit (10a,b, 12) draws to supply the power supply voltage;
- a current sense element (18) arranged to measure at least part of the incoming supply current and to generate an IDDQ error signal dependent on a level of said part of the incoming supply current.

1/3




FIG. 1

2/3




FIG. 2

3/3




FIG. 3